

PTO/SB/08A(10-01) ad for use through 10/31/2002, OMB 651-0031 enart Office, U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO
INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Application Number	08/902133
Filing Date	July 29, 1997
First Named Inventor	Forbes, Leonard
Group Art Unit	2815
Examiner Name	Eckert II, George

US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass 206	Filing Date If Appropriate
) Sex	US-3792465	02/12/1974	Collins, D. R., et al	-340	-324 R	12/30/1971
224	US-5393999	02/28/1995	Malhi, S.	257	289	06/09/1994
911	US-5557122	09/17/1996	Shrivastava, R., et al	257	309	05/12/1995
m	US-5661312	08/26/1997	Weitzel, C. E., et al	257	77	03/30/1995
Me	US-5734181	03/31/1998	Ohba, R., et al	257	77	05/20/2002
914	US-5798548	08/25/1998	Fujiwara,	257	319	05/18/1996
Men	US-5808336	09/15/1998	Miyawaki, M.	257	315	√ 05/05/1995
John	US-5926740	07/20/1999	Forbes, L., et al	438	763	10/27/1997
98h	US-5989958	11/23/1999	Forbes, L.	438	257 Z	08/20/1998
ish	US-6130147	10/10/2000	Major, J. S., et al	438	604	03/18/1997
gru	US-6297521	10/02/2001	Forbes, L., et al	257	76	08/14/1998
Pre	US-6307775	10/23/2001	Forbes, L., et al	365	185.01	08/27/1998

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
Ja,	JP-2203564	08/13/1990	Fujii, Y., et al	HO1	29/46	
9K1	JP-57-126175	08/05/1982	Hamakawa, Y., et al	/101L	31/04	

	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Ť²
I Jee		BURNS, S.G., et al., In: Principles of Electronic Circuits, West Publishing Co., St. Paul, MN,(1987),382-383	
91h		BURNS, S.,et al., In: Principles of Electronic Circuits, West Publishing Company, (1987),pg. 380	
M		CAPASSO, F.,et al., "New Floating-Gate AlGaAs/GaAs Memory Devices with Graded-Gad Electron Injector and Long Retention Times", IEEE Electron Device Letters, (1988),pp. 377-379	
911		NG, K., In: Complete Guide To Semiconductor Devices, McGraw-Hill, Inc. New York, (1995), pp. 322-328, 605-608	
m		SHARMA, B.,et al., "Heterojunction Devices", In: Semiconductor Heterojunctions, Pergamon Press, New York, (1974), pp. 133-137	
Du		STREETMAN, B\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
Ide		SZE, S.M., In: Physics of Semiconductor Devices. 2nd Edition, John Wiley & Sons, New York, (1981),pp.122-129,700-703, 708-710,763-765	
m		WOLF, S., "Semiconductor Memory Process Integration", Silicon Processing for The VLSI Era, Volume 2: Process Integration, (1990),pp. 623-628	\

EXAMINER

DATE CONSIDERED 12/3/02